目前AT89C51CC03U等IC芯片解密/单片机解密有两种做法，一种是以软件为主，称为非侵入型攻击，要借助一些软件，如类似编程器的自制设备，这种方法不破坏母片（解密后芯片处于不加密状态）；还有一种是以硬件为主，辅助软件，称为侵入型攻击，这种方法需要剥开母片（开盖或叫开封，decapsulation），然后做电路修改 (通常称FIB：focused ion beam)，这种破坏芯片外形结构和芯片管芯线路只影响加密功能，不改变芯片本身功能。
　　邦凯科技可针对客户的具体要求以及解密芯片本身的技术特征采取相应的解密方法，可降低芯片解密失败的概率，充分保证芯片解密的高效性和准确性，致力于为国内外广大客户提供单片机解密的咨询和服务（仅限合法研究用途），为国内外电子企业找回丢失的单片机资料或学习国外单片机企业先进的设计思路提供支持。
　　有AT89C51CC03U解密需求者请直接与我们联系：
　　24小时服务热线：086-0755-83003639
　　E-mail：market2@pcblab.net
　　AT89C51CC03U Features：
　　80C51 Core Architecture
　　256 Bytes of On-chip RAM
　　2048 Bytes of On-chip ERAM
　　64K Bytes of On-chip Flash Memory
　　– Data Retention: 10 Years at 85°C
　　– Read/Write Cycle: 100K
　　2K Bytes of On-chip Flash for Bootloader
　　2K Bytes of On-chip EEPROM
　　Read/Write Cycle: 100K
　　Integrated Power Monitor (POR: PFD) To Supervise Internal Power Supply
　　14-sources 4-level Interrupts
　　Three 16-bit Timers/Counters
　　Full Duplex UART Compatible 80C51
　　High-speed Architecture
　　– In Standard Mode:
　　40 MHz (Vcc 3V to 5.5V, both Internal and external code execution)
　　60 MHz (Vcc 4.5V to 5.5V and Internal Code execution only)
　　– In X2 mode (6 Clocks/machine cycle)
　　20 MHz (Vcc 3V to 5.5V, both Internal and external code execution)
　　30 MHz (Vcc 4.5V to 5.5V and Internal Code execution only)
　　Five Ports: 32 + 4 Digital I/O Lines
　　Five-channel 16-bit PCA with
　　– PWM (8-bit)
　　– High-speed Output
　　– Timer and Edge Capture
　　Double Data Pointer
　　21-bit WatchDog Timer (7 Programmable Bits)
　　A 10-bit Resolution Analog to Digital Converter (ADC) with 8 Multiplexed Inputs
　　SPI Interface, (PLCC52, VPFP64 and CABGA 64 packages only)
　　Full CAN Controller
　　– Fully Compliant with CAN Rev 2.0A and 2.0B
　　– Optimized Structure for Communication Management (Via SFR)
　　– 15 Independent Message Objects
　　– Each Message Object Programmable on Transmission or Reception
　　– Individual Tag and Mask Filters up to 29-bit Identifier/Channel
　　– 8-byte Cyclic Data Register (FIFO)/Message Object
　　– 16-bit Status and Control Register/Message Object
　　– 16-bit Time-Stamping Register/Message Object
　　– CAN Specification 2.0 Part A or 2.0 Part B Programmable for Each Message
　　Object
　　– Access to Message Object Control and Data Registers Via SFR
　　– Programmable Reception Buffer Length Up To 15 Message Objects
　　– Priority Management of Reception of Hits on Several Message Objects at the
　　Same Time (Basic CAN Feature)
　　– Priority Management for Transmission
　　– Message Object Overrun Interrupt
　　– Supports
　　– Time Triggered Communication
　　– Autobaud and Listening Mode
　　– Programmable Automatic Reply Mode
　　– 1-Mbit/s Maximum Transfer Rate at 8 MHz (1) Crystal Frequency in X2 Mode
　　– Readable Error Counters
　　– Programmable Link to On-chip Timer for Time Stamping and Network
　　Synchronization
　　– Independent Baud Rate Prescaler
　　– Data, Remote, Error and Overload Frame Handling